

)

)

)

)

)

Abstract

26694

PATENT TRADEMARK OFFICE

1998 1999 2000 2001 2002 2003 2004 2005 2006 2007 2008

Sir:

Prior to examination please amend Claims 4, 6, 9 and 11 as follows:

4. (amended) The modulator as claimed in Claim 2, wherein the PLL circuit includes an oscillator that generates the reference signal, a frequency divider that divides the frequency of the input signal to output a frequency divided signal, and a comparator that compares the reference signal and the frequency divided signal to detect a phase difference between both.

6. (amended) The modulator as claimed in Claim 2, wherein the AGC circuit outputs the control signal on the basis of the signal outputted from the PLL circuit.

9. (amended) The modulator as claimed in Claim 7, wherein the PLL circuit includes an oscillator that generates the reference signal, a frequency divider that divides the frequency of the input signal to output a frequency divided signal, and a comparator that compares the reference signal and the frequency divided signal to detect a phase difference between both.